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The attraction for renewable energy (RE) has substantially increased in the last few decades 
and solar photovoltaic (PV) has been widely utilized energy sources with their advantageous 
attributes such as their superior reliability and efficiency. In this perspective, for connection 
with the grid via an inverter and/or load, a high voltage gain DC-DC converter is vital to realize 
voltage matching because of the low output voltage of the PV modules. Meanwhile, the 
conventional multilevel or voltage multiplier (VM) boost DC-DC converters produce large 
voltage ripples/stresses and lower efficiency due to hard-switching. For that reason, in this 
thesis, a non-isolated multilevel DC-DC boost converter is proposed to boost up the DC voltage 
and delivers high voltage gain and high efficiency with soft switching operation.  
The presented non-isolated converter topology consists of the Quasi-resonant boost converter 
integrated with voltage multiplier cell (VMC) in a three-level multi-stage. The diode-capacitor 
ladder qualifies the converter to attain high voltage gain. The proposed DC-DC converter has 
the advantages of not only using the least number of (i.e., one) switch but also turned off under 
zero current switching (ZCS). The operation of the proposed converter with the ZCS conditions 
are investigated, and the mathematical formulations and equations of components are obtained. 
Moreover, a comprehensive comparison between the proposed ZCS converter and topologies 
is presented. The proposed converter has achieved maximum efficiency which is higher than 
the corresponding hard switching converter with a similar topology. To verify the performance 
of the proposed converter, the MATLAB/Simulink(R) results are presented. The research work 
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D Duty ratio or Duty cycle 
s Second 
Ts The time of the switching frequency (s) 
fs Switching frequency (Hz) 
C1….n Capacitor (numbered from 1 to n) 
Cr Resonant capacitor 
D1….n Diode (numbered from 1 to n) 
Ds Resonant diode 
Lr Resonant inductor 
RL Load resistor 
I0 Output current 
V0 Output voltage 
S1 Switching MOSFET 
𝐼𝐷 Drain current of the MOSFET 
𝑉𝐷𝑆 The drain-source voltage of the MOSFET 
𝑉𝐺𝑆 Gate-source PWM signal 
𝐼𝐿𝑟 Current in the resonant inductor 
Vcr Resonant capacitor Voltage 
𝐼𝑖𝑛 Input current 
𝐼𝐿𝑖𝑛 Input inductor current 
Lin Input inductor 
Vin Input voltage 




𝑣𝑆1 Switching voltage 
𝐼𝑆1 Switching current 
𝑃𝑜𝑛 Power on 
𝑃𝑜𝑓𝑓 Power off 
𝑉𝑡ℎ Threshold voltage 
𝐸𝑜𝑛 On-state energy 
𝑇𝑜𝑓𝑓 Turn-OFF time 
𝑇𝑜𝑛 Turn-ON time 
𝑡𝑟𝑣 The rising time of the drain-source voltage 
𝑡𝑓𝑖 Falling time of the drain current 
𝑃𝑐𝑜𝑛𝑑. Conduction power loss 
𝑃𝑇𝑆𝑊 Total power loss in the MOSFET 
𝐼𝐷 𝑅𝑀𝑆 Drain current in RMS 
𝑃𝑑𝑖𝑜𝑑𝑒 Power loss in the diode 
𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 Power loss in the capacitor 
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1 Introduction 
  Background 
The depletion of conventional energy sources such as oil, coal and natural gas for the production 
of electricity produce harmful emissions that affect the environment and also causes global 
warming. With the urgent nature of the climate crisis, threatening the vulnerable and local 
ecosystem, sustainable RE sources such as solar, wind, fuel cell, battery, etc. have attracted 
global attention to cater to the increased electricity demand of the society [1, 2]. Solar 
photovoltaic (PV) energy is playing an important role in RE deployment with its pollution-free, 
abundant beneficial properties such as less conversion equipment, require less maintenance, 
clean and free fuel cost [2]. In practice, the output voltage of photovoltaic (PV) modules, battery 
and fuel cells produce DC output voltage that is relatively low level for the grid integration [3-
6].  
Series connection to increase voltage
PV cell: 1 PV cell: 2 PV cell: (n-1) PV cell: n
V1 V2 Vn-1 Vn
 
Figure 1: Series connection of PV cells to increase the voltage 
A single PV cell generates an open-circuit voltage (VOC) of about 0.5 to 0.6V at 25oC (on 
average around 0.58V) regardless of how sizeable they are [7]. Conventionally, the series 
interconnection of PV modules is generally used to uplift the output voltage level of PV, but 
the output power reduces significantly due to disparities in the characteristics of PV modules 
and partial shading conditions (PSCs) [3, 8]. The series connection of PV cells to increase 
voltage is shown in Fig.1. In literature, to realise the high boost voltage gain, different DC-DC 
converter topologies have been proposed [9-15]. To attain a required output, the DC-DC 
converter receives the PV voltage (Vpv) and current (Ipv) from the PV system and subsequently 
regulates it by adjusting the duty cycle (D) to match the input and output load with the support 
of the maximum power point (MPP tracker). The schematics of the grid-connected PV based 
power system with a high-gain DC-DC converter is presented in Fig. 2.  
 















Figure 2: Block diagram of grid-connected PV based power system [16] 
Mainly, these are divided into isolated (i.e., transformer or magnetic-based) and non-isolated 
(i.e., magnetic-less) converter [17]. The isolated topology can provide the isolation between 
input and output terminals, which is based on a high-frequency transformer. Thus, it has high 
linkage inductances which are displayed as a voltage spike on the switches such as a metal-
oxide field-effect transistor (MOSFET) or insulated gate bi-polar transistor (IGBT) [18]. The 
energy consumed in winding resistances and the leakage energy associated with the leakage 
inductances cause considerable losses to the isolated converter. The major shortcomings of 
isolated DC-DC converters include high converter volume and weight, reduced efficiency, and 
added circuit complication to limit the effect of leakage inductance and avoid core saturation 
[19].  
On the other hand, the non-isolated DC-DC converters are simple in design and low cost than 
isolated converters. In non-isolated topologies, voltage boosting can be achieved by using the 
following techniques: magnetic coupling switched capacitor, switched inductor, multi-stage 
and a mixture of them [18]. The non-isolated high gain converters can attain a high voltage 
conversion ratio with several advantages like high power density, lightweight and high 
efficiency [20].  
There are various topologies and switching technologies of DC-DC converters available for 
achieving high voltage gain for PV applications. However, each topology itself has some 
shortcomings in terms of efficiency, current ripple, voltage stress across the switch, complexity 
and required number of components, etc. [15]. For PV applications, the converters should have 
low input current ripple to achieve the maximum power point tracking (MPPT) effectively[21, 
22]. Meanwhile, in literature, the current ripple and switching stress of the hard switching 
converters can be minimised by introducing the soft switching feature. In general, soft 
switching of the converters is attained by the combination of inductor-capacitor (LC) resonant 
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circuits [20, 23]. By inspiring the previous literature, in this thesis, a non-isolated high voltage-
gain and high-efficiency ZCS based soft-switching topology for photovoltaic applications is 
proposed. 
Since basic boost converter cannot be used for high gain application due to its limitations to 
reverse-recovery losses often seen in diodes, current stress, and high duty cycle [6]. Switching 
losses are minimized in the presented boost converter operate by zero current switching (ZCS) 
which will, in turn, decrease current stress in the switch. The new high voltage gain and high-
efficiency converter topology will be based on ZCS on the Quasi-resonant boost converter 
integrated with voltage multiplier cell (VMC) in a multi-stage. 
 Project Description 
1.2.1 Project Assignment 
In the PV system, the objective of the DC-DC converter is to interface to the load or the grid 
via the DC-AC inverter for balancing the power between them. Choosing a suitable DC-DC 
converter is vital as it improves the overall performance of the PV system and uses the system 
output in an optimum way through MPPT. Since the basic boost converter used for the PV 
system has some limitations for high-gain applications which are stated below[9, 15]: 
(i). The current ripples of the switches and the output diodes are large.  
(ii). The switching loss is high because of the hard switching operation 
(iii). The high switch voltage stress is high  
In the proposed converter, switching losses are minimized by operating it in ZCS mode which 
will, in turn, decrease switching stress in the switch. 
1.2.2 Problem Analysis 
Integration of PV to the grid is now challenging because of PV's low output voltage. The 
solution to this low PV output voltage is boosted (i.e., step up) by using a high voltage gain and 
high-efficiency DC-DC boost converter.  The high-gain DC-DC converter will be an interface 
with the PV and DC bus and at the same time increase the PV voltage to the needed level for 
grid integration. A detailed description, design consideration, and performance analysis and 
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operation of the proposed high-gain DC-DC converter with ZCS topology are highlighted. The 
proposed topology provides a higher efficiency performance due to soft switching operation.  
1.2.3 Project Limitation 
For the easy design of high voltage gain and high-efficiency DC-DC boost converter, the quasi-
resonant boost converter is preferred instead of the conventional boost because of the presence 
of a resonant inductor (𝐿𝑟) and resonant capacitor (𝐶𝑟) that plays a vital role in noise reduction 
during switching. However, there are some limitations of this project: 
(i). Recently, due to the time allocated to this project is quite limited so the hardware prototype 
of the proposed converter will be implemented in future.  
(ii). In the recent analysis, the PV system is not considered. However, a fixed DC-source is 
taken instead of the PV system. In future, we will consider a real PV system and validate 
the detailed dynamic performances of the system. 
1.2.4 Problem Formulation/Objective 
This project aims to propose a new quasi-resonant high-gain DC-DC boost converter integrated 
with a VMC. This new converter topology can allow the power switch to operate with zero 
current switching. As a result, the switching losses, electromagnetic interference (EMI) will be 
reduced and permits it to operate in high switching frequency on the switch.  
The main objectives of this projects are stated below: 
i. Literature review of high gain DC-DC converter topologies  
ii. Literature review of soft switching control strategies. 
iii. Proposed ZCS-based high gain DC-DC converter topology. 
iv. Developing the Simulation in MATLAB/Simulink platform. 
v. Develop a hardware prototype and perform a small-scale experiment (if time permits). 
1.2.5 Thesis Structure and Layout 
The layout of the thesis is organised as follows: Chapter-1 introduces the background and 
description of the project. Chapter-2 presents a literature review of different high-gain DC-DC 
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converters. In Chapter-3, the soft-switching techniques are deliberated. In Chapter-4, the state 
of the art of the proposed converter, its mode of operation and component design/selection is 
discussed. Chapter-5 presents the MATLAB/Simulink® results and analysis of the proposed 
converter. Chapter-6 summarizes the proposed work and provide some acclaimed goals for 
future work. 
1.2.6 Resources 
For simulating the newly proposed converter topology, MATLAB/Simulink is used. In the 





d.  Diodes 
e.  Input DC-supply or/and PV system 
f. MOSFET 
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2 Literature Review of High Gain Non-isolated DC-DC 
Converter topologies  
Numerous DC-DC converter topologies are dedicated to controlling the input voltage suitable 
to the applications to get the required output voltage. Based on the modes of operation, the DC-
DC converters are often classified into three main groups (linear, hard-switching, and soft-
switching mode resonant converters) as shown in Fig. 2. Furthermore, the essential 
classification of the DC-DC converters is two types, like the isolated DC-DC converter and the 
non-isolated DC-DC converter. Within the construction of the isolated DC-DC converters, 
there's an electrical barrier created by employing a high-frequency transformer in between the 
input and outputs of the converter. This phenomenon is employed to guard the sensitive loads, 
the output of the converter is often configured with positive or negative polarity and it has a 
very high noise interference capability [23]. 
Meanwhile, non-isolated DC-DC converters like a buck converter, boost converter and buck-
boost converter are often arranged in several forms to supply high gain. An overview of 




























Figure 3: Classification of DC-DC converter topologies [24] 
Within the literature, a prominent number of DC-DC converter topologies were developed on 
the greater efficiencies, switching and control strategies, fault-tolerant configurations and 
widely on the renewable energy-based applications [18, 22, 25-30]. Additionally, DC-DC 
converters with high gain topologies are mostly used in RE sources where low voltage power 
generation from the REs need to be step up to match the grid-connected inverter voltage [30-
36]. But every topology itself has some limitations. In practice, a converter’s performance 
depends on the selection of the inductor, diode, capacitor, and power switch to control the 
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output voltage, but they are organised differently to produce high voltage. Based on the voltage 
boosting configurations/techniques, the converters are classified into different ways as shown 
in Fig. 4 [32]. An overview of some voltage boosting techniques is discussed below. In this 
thesis, voltage multiplier and multi-stage techniques are used for the voltage boosting in a DC-























Figure 4:Division of voltage boosting techniques in DC-DC  converter[31] 
 Buck converter 
This is a DC-DC switch-mode power supply that produces an output voltage that is always 
lower than the input voltage as shown in Fig. 5. The input is discontinuous thus smoothing 
input filter is needed to eliminate EMI. The filters make the converter bulky. From the circuit 
at Fig. 5, when the switch (S1) is a turn-on, the diode (D1) is reverse-biased. but when S1 is off, 
D1 conducts to aid the unstable current in the inductor [20, 32]. In Fig. 5, Vin and Iin are the input 
voltage and current of the converter, respectively. V0 and I0 are the output voltage and current, 
respectively. D1 is the diode, C1 is the capacitor, RL is the load resistance and Lin is the inductor. 




Current flow, Switch (S1) is ON





Figure 5: Conventional buck converter [32] 
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This converter may not be used for high gain applications. Though the output is in continuous 
conduction mode (CCM) which is favoured for high efficiency and good application of 
semiconductor switches and passive components, the buck converter is designed to lower input 
voltage and the PV output voltage is low and needs a step-up converter for power increase. 
 Boost converter  
This is a DC-DC switch-mode power supply that produces an output voltage that is always 
higher than the input voltage as shown in Fig. 6. But it cannot be used for high gain application 
where a higher duty cycle is applied because of reverse recovery problems. current ripples at 
the switch become large and output of the diode as well [23]. As a result, switch voltage stress 
is the same as output voltage. Due to hard switching operation, the switching losses are high. 
Boost converter input current is continuous while the output is discontinuous. Thus, a larger 
filter capacitor is needed to reduce the output voltage ripple and the filter is much larger than 






Current flow, Switch (S1) is ON
Current flow, Switch (S1) is OFF  
Figure 6:Conventional boost converter [32] 
 Buck-boost Converter 
This is a DC-DC switch-mode power supply that produces an output voltage that can be higher 
or lower than the input voltage and the output polarity is reversed [32]. It is formed from 
cascading buck converter and boost converter as shown in Fig. 7. From Fig. 7, it can be seen 
that the supply voltage fed the inductor when the switch is closed and at that moment the diode 
is reverse biased. but when the switch is off, the energy saved in the inductor is sent to the 
output [32].  
 






Current flow, Switch (S1) is ON
Current flow, Switch (S1) is OFF
S1
 
Figure 7:Buck-boost converter [32] 
 
 Voltage multiplier technique 
A Cockcroft-Walton voltage multiplier circuit is formed from the voltage multiplier technique, 
it is arranged such that each negative side of the odd capacitor is connected to the positive side 
of the previous odd capacitor as shown in Fig. 8. Moreover, each negative side of the even 
capacitor is linked to the positive side of the preceding even capacitor [33]. These techniques 
can add up switched capacitors cells to N-number/stage. However, it can solve the problem of 
pulsating input current, which is received by the multiplier, these topologies provide high output 











Figure 8:Cockcroft-Walton voltage multiplier [33] 
 Multi-stage Techniques 
2.5.1 Multi-level 
It is one of the multi-stage techniques whereby only capacitors and diodes make up the stage. 
So that an even number of capacitors are used to boost the voltage of the odd number capacitor 
as shown in Fig. 9. Then the odd number capacitors are connected in series as output capacitor 
to provide the overall output voltage. One advantage of this topology is that the number of 
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Figure 9:DC-DC multilevel converter(MBC) for 3-levels[5, 34] 
2.5.2 Cascading 
It is one of the multi-stage techniques used for voltage boosting on a dc-dc converter. Cascading 
of two or more non-isolated converter (boost converter) to raise its output voltage and the output 
of one converter becomes the input of the second converter that produces very high voltage as 
shown in Fig. 10. This circuit shown is two boost DC-DC converters cascaded. In the first 
stage, it is convenient to use a high switching frequency since voltage stress is considered low 
at this stage and power density is improved. Similarly, in the second stage low switching 
frequency can be applied which results in lower switching losses [11]. Advantages of deploying 
cascading method include higher DC voltage gain and use of a lower duty cycle. However, this 
topology has disadvantages which are multiplying the number of components and increasing 











Figure 10:Cascaded boost converter[35] 
 
 
Page 12 of 46 
In [25, 26], the authors have used magnetic coupling technology via coupled inductor topology. 
Where the leakage energy of the coupled inductors found in this topology can lead to a high 
voltage spike, as a result, the high-voltage switch is necessary. A passive lossless clamped 
circuit is applied to suppress the voltage spike across the switches thereby efficiency improved. 
The output capacitor, clamped capacitor and coupled inductors make the size and weight of the 
proposed converter weighty. 
In [18], switched capacitor technology is applied to achieve high gain DC-DC convert. The 
converter has a continuous input current, realising high voltage gain with low voltage and 
current stress on the power components, since it does not use a high-frequency transformer, it 
is easy to rise the entire voltage by adding SC. It operates with relatedly low efficiency and 
adds di/dt related hitches into the circuit. Naturally, putting two or more converters into cascade 
could solve this problem. However, the proposed converter has a small current ripple that leads 
to reducing EMI. The main restriction of this converter is high-voltage stress on diodes which 
leads to increasing the switching losses and a high number of diodes that results in reasonable 
voltage drop.  
In [18], a multi-stage technology via cascaded topology is used to decrease the converter’s size 
and obtain a high voltage gain. The cascade boost converter can provide a high ratio, but the 
circuit is complex, and therefore the size and price of the converter are increased. Similarly, in 
[27], the authors have implemented a cascaded topology. In his work, an extended voltage-
doubling cell combined with a boost converter with a diode-capacitor and a coupled inductor 
was applied. By regulating the duty cycle, high voltage gain can be reached through the turn’s 
ratio of the coupled inductor, which can affect the circuit operating at the damaging duty cycle. 
Also, an inactive fastened circuit is used to decrease the voltage stresses on the power devices 
and absorb the energy of leakage inductance of the coupled inductor to increase voltage gain.  
In [28], a conventional interleaved boost converter integrated with a voltage multiplier module 
is used. The voltage multiplier module is meant to extend step-up gain, and offer an extra 
voltage conversion ratio. Furthermore, when one of the switches goes off, the energy kept in 
the magnetizing inductor will transfer via three separate paths; thus, the current delivery not 
only declines the conduction losses by lower active current but also makes currents through 
some diodes decrease to zero before they turn off, which lessen diode reverse recovery losses. 
Discontinuous output current issues may arise due to the lack of an output inductor, leading to 
the fixing of large capacitor banks. In [36], input current ripples of the proposed converter can 
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be greatly reduced by making use of coupled inductors. In addition, the snubber and the energy 
recovery circuits constructed by diodes and storage capacitors reduce the voltage spikes of the 
switch tubes and losses caused by the leakage inductance.  
In [29], a high-gain soft-switching DC-DC topology based on a switched inductor boost 
converter (SIBC) is used. The conventional SIBC has high conduction loss in switching diodes 
and high switching loss within the major switches. Furthermore, because of parasitic elements 
in the inductor and diode-capacitor joining point, EMI problems are imminent. So, the zero-
voltage switching (ZVS) switching is used to turn on the main switch thereby minimizing the 
EMI problems.it is seen also that the diodes attain zero current switching (ZCS) turn OFF 
without reverse recovery. Supplementary switches have ZCS turn ON and ZVS turn OFF, and 
the main switches have ZVS turn ON. As a result, soft switching SIBC decreases the conduction 
loss in the switching diodes. In [30], a soft-switching operation was deployed via ZVS to attain 
high voltage gain. The diode-capacitor arrangement permits the converter to realise high 
voltage gain without a transformer or coupled inductor. Because of its soft switching operation, 
it is capable to provide lower input current ripple and high voltage gain. 
Because of the above-mentioned problems relating to high gain converters, a quasi-resonant 
boost converter integrated with 2N-1 capacitors and 2N-1 diodes is proposed in this thesis. it 
consists of an M-type, half-wave current-mode quasi-resonant switch configuration and 
switched capacitors-diodes arrangement in a multi-level arrangement.it uses soft switching via 
zero current switching to turn off the switch at zero levels. Due to the M-type half-wave 
switching configuration, the switch current is unidirectional. However, the proposed converter 
can reduce switching losses in the power switch since the switching point is equal to zero thus, 
a high-frequency operation is possible. Reduced current stress on the switch and high voltage 
gain is attained. 
Control strategies of the high gain converter are vital for the proper operation of the converter. 
Time ratio control method is often used by constant frequency system where ON time Ton is 
varied but the chopping frequency (fs) (or the chopping period T) is kept constant. Variation of 
Ton means adjustment of pulse width, intrinsically this scheme is additionally called Pulse 
Width Modulation (PWM) Scheme. However, the Variable Frequency System still under Time 
ratio control is used. Where fs (or T) is varied and either ON time Ton or OFF time Toff is kept 
constant. This method of controlling the duty ratio (D) is also called the frequency modulation 
Scheme [19, 20]. A current limit control is used where the ON and OFF chopper circuit is 
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guided by the previous set values of load current [20]. The two values are maximum and 
minimum load current.  
In [9], two-edge-modulation(TEM) techniques are proposed to reduce inductor current. A two-
player zero-sum game-based cooperative control is proposed for onboard pulse power loads 
(PPL) [37]. Furthermore, three phase-PWM (3P-PWM) control strategy can also be applied to 
maintain the high efficiency and voltage boosting capability of the power DC-DC converter 
using soft-switching [9]. In this thesis, ZCS is employed to maintain high efficiency. 
Due to the dramatically advances of very-large-scale integration (VLSI) technology, digital 
control can be implemented by different control devices such as digital signal processor (DSP), 
field programming gate array (FPGAs), custom hardware and combination form of software 
and custom hardware [9]. 1n [18, 26, 28, 29], PWM technique were used as a control strategy 
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3 Soft Switching 
In hard switching scenarios where both turn-on and turn-off of the power switches are persisted 
at high current and high voltage level, the overlapping of voltage and current curve of switching 
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Figure 11: Hard-switching and soft-switching transition waveform [24] 
To eliminate power loss during switching, the power switch is turned on and off at zero voltage 
and zero current, respectively [19]. The transitions are gradual so that 𝑑𝑖⁄𝑑𝑡 and 𝑑𝑣⁄𝑑𝑡 rating 
gets reduced and decrease the overlapping area between current and voltage, making the current 
or voltage to be zero when transition takes place which is known as soft switching. The 
comparative hard switching and soft switching characteristic diagram are shown in Fig. 11. 
Where VDS is the drain-source switching voltage of the MOSFET, ID is the drain switching 
current and VGS is the voltage across gate-source (i.e., gate signal). 
 Structure of soft switching for boost converter 
Power electronic converters using soft switching is divided into three types [37]: (a). traditional 
pulse-width modulation (PWM) converters; (b). resonant converters; (c). soft-switching 
converter. Fig. 12 shows the classification of switching power electronics converters. 
 













converter ZCS/ZVS PWM 
power converter




Figure 12: Classification of switching power electronic converter [38] 
3.1.1 Traditional PWM converter 
PWM converter is used to regulate the ON and OFF time of the power switch to ensure nearly 
zero switchings as well as increase the output voltage of the converter. But achieving this nearly 
zero switching is difficult because of the parasitic element in the capacitor, inductor and the 
switch, as a result, resulting hard switching is observed. since the increase in switching 
frequency in the converter will in turn increase voltage spike which affects the circuit. 
3.1.2 Resonant converter 
Resonant converters are the traditional PWM converters that are formed by arranging 𝐿𝑟 and 
𝐶𝑟 in series or parallel with the switch to create a resonant circuit inside a conventional boost 
converter structure, so that 𝐼𝐷 and 𝑉𝐷𝑆 develops a sine wave, eliminating power loss caused by 
the overlap area of the 𝐼𝐷 and 𝑉𝐷𝑆 waveforms during the switching transient of hard switching 
as shown in Fig. 11. The resonant converter is divided into: (1). traditional resonant converter 
(RC) and (2). resonant-switch converter [32]. 
3.1.2.1 Traditional resonant converter (RC) 
The resonant converter has an LC-resonant tank circuit placed in parallel or series with the 
terminal load.it attains achieves zero-voltage switching (ZVS) or zero-current switching (ZCS) 
using current and voltage from the tank circuit. However, the resonant tank circuit can control 
the power needed by the load. 
3.1.2.2 Resonant-switched converter 
Resonant-switch converters use only an LC-circuit to shape the voltage or current waveform of 
the switching MOSFET. This is found in the quasi-resonant converter (QRC) and can be 
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divided into zero-current-switching quasi-resonant converter (ZCS-QRC) and zero-voltage-
switching quasi-resonant converter (ZVS-QRC). 
3.1.3 Soft switching converter 
The soft switching converter uses secondary switches and resonant components to operate. this 
makes the main power switch resonates only at the moment of switching. Since resonance only 
occurs within the interval of the power switch is ON, therefore constant frequency control can 
be attained. Soft switching converters are divided into two types: (1). zero-voltage transition 
(ZVT)/zero-current transition (ZCT) PWM converter, and (2). ZCS/ZVS PWM power 
converter. 
3.1.3.1 ZVT/ZCT PWM Converter 
It employs a shunt resonant network across the power switch. A partial resonance is created by 
the shunt resonant network to attain ZCS or ZVS during the switching transition. This retains 
the advantages of a PWM converter because after the switching transition is over, the circuit 
returns to the PWM operation mode. The ZCT-PWM and ZVT-PWM soft-switching converters 
characteristics are stated as follows [23]: 
• Zero-current/voltage turn off/on for the power switch 
• Low voltage/current stresses of the main switch and rectifier diode 
• Minimal circulating energy 
• Constant frequency operation 
• Soft switching for a wide line and load range 
One disadvantage of this converter is that the supplementary switch does not operate with soft 
switching; rather it is hard switching, but the switching loss is much lower than that of a 
conventional PWM switching converter.  
3.1.3.2 ZCS/ZVS PWM Converter 
The addition of a supplementary switch to the quasi-resonant circuit and using it to regulate 
when the resonance works make the resonance pause within the time interval of the change, 
and this improves the limitations of fixed on or off time of quasi-resonant power converters 
[39, 40]. That is, the resonance time is often controlled by the supplementary switch without 
changing the switching frequency so that constant frequency control can be achieved. However, 
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the components should withstand high voltage or current stress because of resonance, thereby 
causing serious conduction loss. 
The quasi-resonant converter uses an LC-circuit to form the voltage or current waveform of the 
switching MOSFET, leading to a zero-current or zero-voltage condition during device turn-off 
or turn-on. ZCS is employed to reduce the turn-off switching losses, while ZVS is used to 
reduce the turn-on switching losses[20]. The comparison of ZVS and ZCS is presented in 
Table-1 [20]. In this thesis, the current-mode quasi-resonant converter (single-ended) with ZCS 
operation is presented. Depending on the LC-circuit arrangements in ZCS, two types of resonant 
switch configurations are designed: (i). L-type, and (ii). M-type. The L-type or /and M-type and 
this configuration can be implemented as half-wave or full-wave as shown in Figs. 13 and 14. 
Where Ds is the damping diode, Cr is the resonant capacitor, Lr is the resonant inductor.  
Table 1: Comparison of ZVS and ZCS [20] 
Switching mode type ZVS ZCS 
Control strategy Constant off-time control Constant on-time control 
Type of losses reduction  Eliminate the capacitive turn-on 
loss 
Eliminate the switching 
losses at the turnoff  









(a) (b)  










Figure 14: L-type resonant circuit (a).Half wave, (b).Full-wave[20] 
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4 Proposed Zero Current Switching High Voltage Gain 
Boost Converter 
In this study, a DC-DC converter topology is proposed, and it is formed by combining a quasi-
resonant boost converter with a switched capacitor as shown in Fig. 15. The switched capacitor 
work in such a way that it provides different output voltages and an independent voltage using 
one driven switch, one inductor, 2N-1 diodes, and a 2N-1 capacitor for an NX quasi-resonant 
boost converter. In Fig. 15, Vin and Iin are the input voltage and current of the converter, 
respectively. V0 and I0 are the output voltage and current, respectively. Dn,…..Dn+4 are the diodes, 
Cn,…...Cn+4 are the capacitors, RL is the load resistance and Lin is the main inductor. Ds is the 
damping diode, Cr is the resonant capacitor, Lr is the resonant inductor. VCr is the voltage across 


























Figure 15:Schematic of the proposed high gain boost converter with ZCS topology 
The inductor (𝐿𝑟) of the resonant tank circuit is connected in series with a switching MOSFET  
(𝑆1) to shape the current flowing through it while the resonant capacitor (𝐶𝑟) is connected in 
parallel with 𝑆1 and 𝐿𝑟. Then, the circuit arrangement is integrated with the Cockcroft voltage 
multiplier driven by only one switch in the converter. The presence of small inductance from a 
resonant tank circuit allows the power switch to operate with ZCS turn-on and the negative 
effects of the reverse recovery current of all the diodes are minimized. These characteristics 
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reduce the converter commutation losses, allowing the operation with high switching frequency 
to maintain high efficiency and gain. However, the M-Type half-wave configuration of ZCS is 
employed because it permits unidirectional current flow which is good for PV applications.  
 The circuit operation of the proposed converter 
There are five states in the converter operating modes which are briefly discussed below. The 
following are the switching states of the proposed converter. The important waveforms of the 
proposed converter for each switching state are shown in Fig. 16.  



















   VGS
 
Figure 16: Important waveforms of the proposed converter 
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In Fig. 16, vGS is the instantaneous gate signal. vS1 is the instantaneous voltage across S1, vcr is 
the instantaneous voltage across Cr. iLr and iLin are the instantaneous current flowing through of 
Lr and Lin, respectively.  𝑖𝐿𝑟is the resonant inductor (Lr) current at the time (t)= 𝑡1. 
For simplicity, the circuit is analysed based on these assumptions: (i). the ideal situation is 
assumed for all components used. (ii). The EMI losses not applicable (iii). the Only sample for 
N=1 is tested (iv). Assuming very low ripple and continuous conduction mode.  
4.1.1 State-0 
In Fig. 16 (t 𝑡0) and Fig. 17(a), 𝑆1 is in the OFF state and 𝐷1, 𝐷3 and 𝐷5 conducts while 𝐷2 and 
𝐷4 are reversed biased. The inductor current closes 𝐷1 charging 𝐶5 ,when 𝐷1 closes, 𝐶4 and the 
input voltage (𝑉𝑖𝑛) plus the inductor voltage (VLin) clamp the voltage across 𝐶5 and 𝐶3 through 
𝐷3. At this time interval, the initial value of the voltage across 𝐶𝑟 and current through 𝐿𝑟 is 
given as (4.1). The input of boost converter found by the input source (𝑉𝑖𝑛) and input inductor 
(𝐿𝑖𝑛) is treated as constant-current (𝐼𝑖𝑛), supplying power for 𝑁 = 1, diode-capacitor stage to 
a constant-voltage load 𝑉0 formed by 𝐶1 resulting to equivalent circuit for all the states. 





























Figure 17 (a). Operating mode of state-0 switching, (b). It’s equivalent circuit 
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4.1.2 State-1 
From the Fig. 16 (𝑡0 ≤ 𝑡 ≤ 𝑡1), and Fig. 18(a), the switch (𝑆1) becomes ON with 𝐼𝐿𝑟  starts 
raising from zero and 𝐷𝑠, 𝐷1, 𝐷3 & 𝐷5 conducts. At this stage, the 𝑆1 has ZCS switched ON. 
























iLrIin       VO
(a)
(b)  
Figure 18: (a). Operating mode of state-1 switching,(b). It’s equivalent circuit 
From Fig. 16, the initial values of this states are as follows: 
𝑖𝐿𝑟(𝑡0) = 0   and 𝑣𝑐𝑟  (𝑡0) =  𝑉0                                                                                           (4.2) 
Considering Fig. 18(b), the input of boost converter found by the input source (𝑉𝑖𝑛) and input 
inductor (𝐿𝑖𝑛) is treated as constant-current (𝐼𝑖𝑛), supplying power for 𝑁 = 1, diode-capacitor 
stage to a constant-voltage load 𝑉0 formed by 𝐶1.  
The current (𝑖𝐿𝑟 ) flowing through Lr with respect to time is represents as the combination of 
initial state current plus the change is current as follows: 






𝑑𝑡                                                                                           (4.3) 
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𝑖𝐿𝑟 (𝑡)  = 𝑖𝐿𝑟 (𝑡0)  +
𝑉𝑜
𝐿𝑟
 (𝑡 − 𝑡0)                                                                                           (4.4) 
Substitute (4.2) into (4.4), the result is stated in (4.5): 
𝑖𝐿𝑟 (𝑡)  =
𝑉0
𝐿𝑟
 (𝑡 − 𝑡0)                                                                                                            (4.5) 
At 𝑖𝐿𝑟 (𝑡1) = 𝐼𝑖𝑛, the time elapse from (4.5) is stated in (4.6): 
𝑡1  − 𝑡0  =
𝐼𝑖𝑛 𝐿𝑟
𝑉0
                                                                                                                    (4.6) 
4.1.3 State-2 
As shown in Fig. 16 (𝑡1 ≤ 𝑡 ≤ 𝑡2) and Fig. 19(a), it is seen that 𝑆1 is still in ON condition. since 
the 𝐿𝑟 keeps resonating with 𝐶𝑟, the energy saved in 𝐶𝑟 is transferred to 𝐿𝑟, thus, 𝑉𝑐𝑟 decreases 





























Figure 19: (a). Operating mode of state-2 switching, (b). it`s equivalent circuit 
The initial state is given in (4.7): 
𝑖𝐿𝑟 (𝑡1) = 𝐼𝑖𝑛 and 𝑣𝑐𝑟 (𝑡1) = 𝑉0                                                                                            (4.7)  
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From Fig 19(b), (4.8) is obtained using current law. 
𝑖𝑖𝑛 (𝑡)  = 𝑖𝐿𝑟 (𝑡)  + 𝑖𝑐𝑟 (𝑡)                                                                                                    (4.8)     
𝑖𝐿𝑟 (𝑡)  = 𝑖𝑖𝑛  (𝑡)  − 𝐶𝑟  
𝑑 𝑣𝑐𝑟    (𝑡)
𝑑𝑡
                                                                                            (4.9) 
Applying KVL in Fig. 19(b), (4.10) is obtained as follows: 
𝑣𝑐𝑟 (𝑡)  = 𝑣𝐿𝑟 (𝑡)  = 𝐿𝑟  
𝑑 𝑖𝐿𝑟 (𝑡)
𝑑𝑡
                                                                                           (4.10) 








− 𝑆𝐶𝑟𝑉𝑐𝑟(𝑠) + 𝐶𝑟 𝑣𝑐𝑟 (𝑡1)                                                                               (4.12) 
Applying Laplace transform to (4.10), (4.13) is obtained: 
𝑉𝑐𝑟(𝑠) = 𝑆𝐿𝑟 𝐼𝐿𝑟(𝑠) − 𝑖𝐿𝑟(𝑡1)𝐿𝑟                                                                                        (4.13) 
From (4.12), multiply all by 
1
𝐿𝑟𝐶𝑟 










                                                                                          (4.14) 












                                                                             (4.15) 
















   and 𝑍0 = √
𝐿𝑟
𝐶𝑟
   
Taking the inverse Laplace transform of (4.15), the current flowing via resonance inductor is 
evaluated as (4.17).  
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𝑖𝐿𝑟(𝑡) = 𝐼𝑖𝑛  − 𝐼𝑖𝑛 cos𝑤0(𝑡 − 𝑡1)  + 𝑖𝐿𝑟(𝑡1)cos𝑤0(𝑡 − 𝑡1) +
𝑉𝑐𝑟(𝑡1)
𝑍0
sin𝑤0(𝑡 − 𝑡1)         (4.17) 
Taking the inverse Laplace transform of (4.16), the voltage across the resonance capacitor is 
obtained as (4.18).             
𝑣𝐶𝑟(𝑡) = 𝐼𝑖𝑛  𝑍𝑟 sin𝑤0(𝑡 − 𝑡1) + 𝑣𝐶𝑟(𝑡1)cos𝑤0(𝑡 − 𝑡1) − 𝑖𝐿𝑟 (𝑡1) 𝑍0sin𝑤0(𝑡 − 𝑡1)                  (4.18) 
When (4.7) is substituted into (4.17) and (4.18), the results are stated in (4.19) and (4.20), 
respectively. 
𝑖𝐿𝑟(𝑡) = 𝐼𝑖𝑛 +
𝑉0
𝑍0
sin𝑤0(𝑡 − 𝑡1)                                                                                       (4.19) 
𝑣𝑐𝑟(𝑡) = 𝑉0cos𝑤0(𝑡 − 𝑡1)                                                                                               (4.20) 
4.1.4 State-3 
As displayed in Fig. 16 (𝑡2 ≤ 𝑡 ≤ 𝑡3) and Fig. 20, 𝐶𝑟 is not charged through 𝐷2 rather discharge 
to the 𝐿𝑟 hence opposite polarity is build up through 𝐶𝑟. D1 is reverse biased at 𝑡 = 𝑡2. And by 
the end of this interval at 𝑡 = 𝑡3, the damping diode (𝐷𝑠) is reversed biased and 𝑆1 will be 
turned OFF. 
The initial values of this state are stated in (4.20): 
𝑖𝐿𝑟(𝑡2) = 𝐼𝑖𝑛  +
𝑉0
𝑍0
       and     𝑣𝑐𝑟(𝑡2) = 0                                                                          (4.21) 
From the equivalent circuit, (4.22) and (4.23) is obtained using current law and KVL 
respectively. 
𝑖𝐿𝑟 (𝑡)  = 𝐼𝑖𝑛  − 𝐶𝑟  
𝑑 𝑣𝑐𝑟    (𝑡)
𝑑𝑡
                                                                                               (4.22) 
𝑣𝑐𝑟 (𝑡)  = 𝑣𝐿𝑟 (𝑡)  = 𝐿𝑟  
𝑑 𝑖𝐿𝑟 (𝑡)
𝑑𝑡
                                                                                         (4.23) 




− 𝑆𝐶𝑟𝑉𝑐𝑟(𝑠) + 𝐶𝑟 𝑉𝑐𝑟 (𝑡2)                                                                               (4.24) 
𝑉𝑐𝑟(𝑠) = 𝑆𝐿𝑟 𝐼𝐿𝑟(𝑠) − 𝑖𝐿𝑟(𝑡2)𝐿𝑟                                                                                         (4.25) 
 






























Figure 20: (a). Operating mode of state-3 switching, (b). It`s equivalent circuit 
 
























                                                                                (4.27) 
Taking inverse Laplace transform of (4.26) and (4.27), the current flowing through the inductor 
is given in (4.28) and the voltage across 𝐶𝑟 is in (4.29), respectively. 
𝑖𝐿𝑟(𝑡) = 𝐼𝑖𝑛 − 𝐼𝑖𝑛 cos𝑤0(𝑡 − 𝑡2)  +  𝑖𝐿𝑟(𝑡2)cos𝑤0(𝑡 − 𝑡2) +
𝑣𝑐𝑟(𝑡2)
𝑍0
sin𝑤0(𝑡 − 𝑡2)          (4.28) 
𝑣𝑐𝑟(𝑡) = 𝐼𝑖𝑛 𝑍𝑟 sin𝑤0(𝑡 − 𝑡2) + 𝑣𝐶𝑟(𝑡2)cos𝑤0(𝑡 − 𝑡2) − 𝑖𝐿𝑟 (𝑡2) 𝑍0sin𝑤0(𝑡 − 𝑡2)         (4.29) 
When (4.21) is substituted into (4.28) and (4.29), (4.30) and (4.31) is formed: 
𝑖𝐿𝑟(𝑡) = 𝐼𝑖𝑛 +
𝑉0
𝑍0
sin𝑤0(𝑡 − 𝑡2)                                                                                          (4.30)                      
 




sin𝑤𝑜(𝑡 − 𝑡2)                                                                                               (4.31)                      
4.1.5 State-4 
As shown in Fig. 16 (𝑡3 ≤ 𝑡 ≤ 𝑡4) and In Fig. 21(a),  𝑆1  is switched off and the resonant 
behaviour stops. it is observed that 𝑖𝐿𝑟 drops to zero and simultaneously, 𝐶𝑟 is charged by 𝐼𝑖𝑛, 
𝑉𝑐𝑟 raises from zero to 𝑉0 . At this interval, 𝐷1 , 𝐷3  𝑎𝑛𝑑 𝐷5  conducts while 𝐷2 𝑎𝑛𝑑 𝐷4  are 
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Figure 21: (a). Operation mode of state-4 switching, (b). It`s equivalent circuit 
The initial values of this state are given in (4.32) 
𝑖𝐿𝑟(𝑡3) = 0    and 𝑣𝐶𝑟(𝑡3) = −
𝑉𝑜
𝑍𝑜
sin𝑤0(𝑡3 − 𝑡2)                                                             (4.32) 
From the equivalent circuit in Fig. 21(b), 4.33 is obtained. 






𝑑𝑡                                                                                       (4.33) 
(4.31) is simplified further, producing (4.32):  
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𝑉𝐶𝑟 (𝑡)  = 𝑉𝐶𝑟 (𝑡3)  +
𝐼𝑖𝑛
𝐶𝑟
 (𝑡 − 𝑡3)                                                                                       (4.34) 




sin𝑤0(𝑡3 − 𝑡2)  +   
𝐼𝑖𝑛
𝐶𝑟
(𝑡 − 𝑡3)                                                                   (4.35) 
 
 Selection of components 
Duty cycle (D) 
It is important to know the ratio of time the circuit goes ON and compares it with the time the 







                                                                                                                            (4.36) 
𝐷 = 1 −
𝑁 𝑉𝑖𝑛 
𝑉𝑜
 = 1 −
24×3
144
= 0.5                                                                                        (4.37)   
Input Inductor (𝑳𝒊𝒏): 
Selecting of inductor value is vital to ensure CCM operation. In (4.37), the minimum value of 
the inductor can be calculated and in (4.38) since we assumed a very low ripple, the inductor 









= 51.84 𝛺                                                                                                 (4.38) 
For simulation, 𝑅𝐿=52.0𝛺 is used. 




                                                                                       =
0.5(1−0.5)252
2×52000
= 6.25 × 10−5𝐻   (4.39) 
Now, for the actual inductor (𝐿𝑖𝑛) value, to ensure CCM. Let, it is assumed that 𝐿𝑖𝑛 is 25% 
larger than 𝐿𝑚𝑖𝑛 .                                                                             
𝐿𝑖𝑛 = 𝐿𝑚𝑖𝑛  + 25
𝑜
𝑜 ⁄ 𝐿𝑚𝑖𝑛 = 1.25𝐿𝑚𝑖𝑛  = 78.125𝜇H                                                               (4.40) 
For simulation purposes, 𝐿𝑖𝑛 = 90.0𝜇H is used. 
 
Page 29 of 46 
Capacitors 𝑪, 
The capacitor behaves as an energy storage element in the boost converter. In (4.39), assume 














= 3.709639126𝜇F                                                           (4.42) 
 Design of the auxiliary circuit 
Resonant Inductor (𝑳𝒓) 
In (Fig. 16), it can be seen that the resonant peak occurs at 𝑡1 and time elapsed is assumed to 
be the fifth resonant period and the value of 𝐿𝑟  is expressed as (4.44). Here, 𝑇𝑠 =







= 2.78𝐴                                                                                               (4.43) 



















= 5.1876𝜇H                                              (4.45)         
But for simulation, 𝐿𝑟 is selected as 1.85111𝜇H 
Resonant Capacitor 𝑪𝒓, 
In-state 2, 𝑖𝐿𝑟 (𝑡1) = 𝐼𝑖𝑛 and 𝑣𝑐𝑟 (𝑡1) = 𝑉0. To ensure the resonant state occurs, the condition 
























= 2.75965𝑛F                              (4.46) 
But, 𝐶𝑟,is selected as 1.31526𝜇𝐹                                                                                 
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 Design performance analysis 
Voltage gain (G) 
Suppose the effect of a parasitic element are absent, inductor and capacitor values are large. 
The average voltage across 𝐿𝑖𝑛  is 𝑉𝑖𝑛  during the time interval between 𝑡0  and 𝑡3  (i.e., the 
resonant period 𝑇𝑛). During the remaining time interval (i.e., 𝑇𝑠 − 𝑇𝑛), the average voltage 
across the input inductor is (𝑉𝑖𝑛 − 𝑉𝑐1). After using The volt-second balance principle to 𝐿𝑖𝑛, 
it is derived as follows [20]: 
𝑉𝑖𝑛 𝑇𝑛   +  (𝑇𝑠  − 𝑇𝑛)(𝑉𝑖𝑛  − 𝑉𝑐1  ) = 0                                                                                (4.47) 
At the boundary of resonance condition, 𝑇𝑛 = 𝑇0𝑛 = 𝐷𝑇𝑠  









                                                                                                          (4.48) 










                                                                                                          (4.49) 
 
Voltage Stress 
Diodes under stress during switching as well, the voltage stress seen for input and output 
voltage in the diode is shown in (4.50). 
𝑉𝐷1  = 𝑉𝐷2 = 𝑉𝐷3  = 𝑉𝐷4 = 𝑉𝐷5 = 𝑉𝑜𝑢𝑡  =
𝑁𝑉𝑖𝑛
1−𝐷
                                                        (4.50) 
Considering the output capacitor voltage stress, it is expressed in (4.51): 
𝑉𝑐1  = 𝑉𝑐2  = 𝑉𝑐3  = 𝑉𝑐4  = 𝑉𝑐5 =
𝑁 𝑉𝑖𝑛
1−𝐷
                                                                       (4.51) 




 + 𝐼𝑖𝑛 . 𝑍𝑛                                                                                                      (4.52) 
Where, 𝑍𝑛 = √
𝐿𝑟
𝐶𝑟
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Power Loss  
Power losses in the MOSFET, capacitor, diode and inductor are analysed to get the proper 
efficiency of the converter. MOSFET has three terminal gates, drain and source. when 𝑉𝐺𝑆  >
threshold voltage (𝑉𝑡ℎ)  is applied between gate and source, the MOSFET turns ON and 
current 𝐼𝐷  flow from drain to source as shown in Fig. 22(a). If 𝑉𝐺𝑆  voltage is removed, 
MOSFET turns-OFF blocking the voltage 𝑉𝐷𝑆 so that 𝐼𝐷  will not flow. Every time the 
MOSFET is turned ON, energy is dissipated in the process and the same occurs when the 
MOSFET is a turn-OFF. When MOSFET is OFF, 𝑉𝐺𝑆 = 0, 𝑉𝐷𝑆 is block. As a result, no current 
flows to the diode (𝐼𝐷 = 0) as shown in Fig. 22(b). In Fig. 22, 𝑉𝐺𝑆 is the instantaneous gate 
signal. vS1 is the instantaneous voltage across S1, vcr is the instantaneous voltage across Cr. iLr 
and iLin are the instantaneous current flowing through of Lr and Lin, respectively. 𝑡𝑓𝑣  is the time 
of voltage fall of   𝑉𝐷𝑆 and 𝑡𝑟𝑣 is the time of voltage rise of  𝑉𝐷𝑆 .whereas,  𝑡𝑓𝑖 is the time of the 
current rise of drain current and  𝑡𝑓𝑖 is the time of current fall of drain current. 
ID(on)
VGS

























Figure 22: Switching mode of MOSFET (a). ON-State, and (b). OFF-State [23] 
In (4.53), the energy consumed (𝐸𝑜𝑛) during turn ON and in(4.54) show power loss (𝑃𝑜𝑛) during 
turn ON. Similarly, in (4.55) is energy dissipated (𝐸𝑜𝑓𝑓) during turn OFF and (4.56) gives the 
power loss (𝑃𝑜𝑓𝑓) during turn OFF. 
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𝐸𝑜𝑛 = 𝐼𝐷 𝑜𝑛 𝑉𝐷𝑆 𝑇𝑜𝑓𝑓  
1
2
                                                                                                     (4.53)  
𝑃𝑜𝑛  = 𝐸𝑜𝑛 𝑓𝑠                                                                                                                    (4.54) 
𝐸𝑜𝑓𝑓  = 𝐼𝐷 𝑜𝑛𝑉𝐷𝑆 𝑇𝑜𝑓𝑓
1
2
                                                                                                     (4.55) 
where, 𝑇𝑜𝑓𝑓  = 𝑡𝑟𝑣  + 𝑡𝑓𝑖 
𝑃𝑜𝑓𝑓  = 𝐸𝑜𝑓𝑓𝑓𝑠                                                                                                                  (4.56) 
When MOSFET is ON in conduction current, conduction loss occurs, the path between drain 




𝐷𝑅𝑀𝑆 𝑅𝐷𝑆𝑂𝑁                                                                                                     (4.58)  
Where,  𝐼𝐷𝑅𝑀𝑆  = 𝐼𝐷(𝑂𝑁) √𝐷 and 𝐼𝐷𝑆(𝑂𝑁).is the drain current at ON state. 
In (4.59) shows the total power loss (𝑃𝑇𝑆𝑊) in the switch considering current condition during 
turn OFF, so only the turn-ON loss is considered. 
𝑃𝑇𝑆𝑊  = 𝑃𝑜𝑛  + 𝑃𝑐𝑜𝑛𝑑.                                                                                                        (4.59) 
Since the proposed converter applies resonance switching, switching losses is suppressed and 
only conduction loss becomes the significant power loss in the MOSFET as shown in(4.59) 
Conduction losses (𝑃𝑑𝑖𝑜𝑑𝑒) in the diodes (𝑖. 𝑒., 𝐷1 , 𝐷2 , 𝐷3, 𝐷4 𝑎𝑛𝑑 𝐷5)  is expressed in (4.50). 
Where reverse recovery loss in the diode is negligible 
𝑃𝑑𝑖𝑜𝑑𝑒 = (∑ 𝐼𝐷ℎ(𝑟𝑚𝑠) 𝑉𝐹
5
ℎ=1
) + 𝐼𝐷𝑠(𝑟𝑚𝑠) 𝑉𝐹                                                                    (4.50) 
In (4.51), the power loss in the capacitor (𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 ) is expressed and equivalent series 
resistance (𝑟𝐶(𝐸𝑆𝑅)) is applied along with capacitors value. 
𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 = 𝐼
2
𝐶(𝑟𝑚𝑠)  𝑟𝐶(𝐸𝑆𝑅)                                                                                           (4.51) 
Similarly, the power loss in the inductor (𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟) is given in (4.52) and equivalent series 
resistance is 𝑟𝐿. 
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𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟  = 𝐼
2
𝐿(𝑟𝑚𝑠) 𝑟𝐿                                                                                                      (4.52) 









𝑃𝑜𝑢𝑡 +(𝑃𝑇𝑆𝑊 +𝑃𝑑𝑖𝑜𝑑𝑒 +𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 +𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟)
                                        (4.53) 
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5 Results and Discussion 
A MATLAB/Simulink(R2020b) software is used for modelling the proposed converter. The 
MATLAB simulation modelling of the proposed converter topology for thee-level voltage gain 
is shown in Fig. 23. The detailed schematics and operation of the proposed converter topology 
are discussed in Section-4. To obtain the results, the specifications of the proposed converter 
and its simulated components are given in Table-2. In this study, a three-level high gain boost 
converter is taken for analysis. 
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Case-I: Output voltage for variation of D 
In practice, the output voltage (V0) of a boost converter varies with the change in duty ratio (D). 
To present the effect of D on V0 of the proposed topology, two different D values are taken to 
plot the graphs. For an input voltage (Vin) of 24V, Fig. 24 and  Fig. 25 are plotted for D=0.5 
and  D=0.4, respectively.   
Table 2: The specification of the proposed converter 
Parameters Symbols Values of parameters 
Input voltage Vin 24V 
Switching frequency fs 52KHz 
Output voltage  V0 144V 
Output power Pout 400W 




Capacitors C1, C2, C3, C4, C5  3.709639126𝜇F   
The equivalent series resistance 
of the capacitor  
𝑟𝐶(𝐸𝑆𝑅) 0.02𝛺                                                      
Input inductor Lin 90𝜇H 
Resonant capacitor Cr 2.75965𝑛F                          
Load resistor RL 52𝛺 
Resonant inductor Lr 1.85111𝜇H 
Diodes D1, D2, D3, D4, D5  Forward voltage (𝑉𝐹 ) = 0.08V 
Resonant diode Ds 𝑉𝐹 = 0.08V 
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Figure 24: Input voltage and output voltage waveforms for D=50% 
 
Figs. 24 and 25 show the waveforms of switching pulse (VGS), Vin and V0 at full load. From the 
graphs, it can be depicted that the higher the value of D, the V0 will be high for a specific value 
of  Vin. It is concluded that by regulating D high gain voltage can be obtained. The obtained 
exact value of V0 for D =0.5 and  D=0.4 are 136.2V with fluctuation of 6-millivolts and 115.2V 
with voltage fluctuation of 7-millivolts, respectively.  
 
Figure 25: Input voltage and output voltage waveforms for D=40% 
Case-II: Current switching and voltage switching with to Gate signal to show ZCS operation  
In this case, the ZCS performance of the proposed converter topology is presented in Fig. 26. 
Fig. 26 shows a waveform of VGS, current of the resonant current (ILr),  and switching voltage 
across MOSFET (VS1). From the waveform of ILr, it shows that the switch current becomes zero 
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before the gate signal turns off. Hence, ZCS is realised for switch 𝑆1. The ZCS reduces turn-
off switching losses. 
ZCS
 
Figure 26:Current switching and voltage switching waveforms illustrating ZCS operation 
Case-III: Voltage stress across odd numbers of capacitor 
In this case, the voltage stress waveform of VGS, VC1 and VC3  is shown in Fig.27.In Fig.27, the 
voltage across the capacitors, first the odd number capacitor which is output voltage is 
observed, it is shown that voltage across the capacitors is less than the output voltage of the 
proposed converter.it means less voltage stress is obtained for the proposed converter.  
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Case-IV: Voltage stress across diodes  𝑉𝐷1, 𝑉𝐷2, and  𝑉𝐷3 
In Fig 28, the waveform of VGS  and voltage stress across the diodes  𝑉𝐷1, 𝑉𝐷2, 𝑉𝐷3 is shown. It 
is observed that the individual voltage stress is less than the proposed converter output. Thus 
less voltage stress is confirmed. 
 
Figure 28:Voltage stress across diodes  𝑉𝐷1, 𝑉𝐷2, and  𝑉𝐷3 
 
 
Figure 29:Voltage stress across diodes 𝑉𝐷4 and 𝑉𝐷5 
Case-V: Voltage stress across diodes 𝑉𝐷4 and 𝑉𝐷5 
Fig. 29 shows a waveform of VGS  and voltage stress across diodes 𝑉𝐷4 and 𝑉𝐷5. It is observed 
that the individual voltage stress is less than the proposed converter output.it depicts that lower 
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voltage stress is obtained in the proposed converter. Hence lower stress on diodes reduces 
switching losses since five diodes are used. 
Table 3: Comparison of the proposed converter with some high gain converters 
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Table 4: Comparison finding reported in recent literature with proposed topology 
Topologies Output power 
(P0) in W 
Output voltage 







[42] 400 400 20 93.8 Hard-switching 
[43] 500 400 50 94.5 ZVS 
[44] 100 100 50 93 ZCS 
[27] 200 300 50 95.4 Both ZVS and ZCS 
[26] 200 200 25 95.8 Both ZVS and ZCS 
Proposed 400 144 52 89.09 ZCS 
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6 Conclusions 
In this thesis, the design and simulation of the proposed converter were done using ZCS. The 
main merits of this topology are: (i). The inductor input current is continuous, (ii). It can 
produce a huge conversion ratio with a low duty cycle, (iii). The arrangement of switched 
inductor-capacitor is in a modular way, so more stages of switched-capacitor (SC) can be added 
without affecting the main circuit and (iv). It delivers self-balanced voltage levels and finally, 
it uses only on switch MOSFET. 
7 Scope for Future Work 
In further work, the proposed converter can be extended to develop a prototype hardware setup 
to validate the performance of the proposed converter topology and perform a small-scale 
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Appendix 
Calculating the proposed converter efficiency of the proposed the table below simulated values 
at full load is used 
 
 
From Fig.26, 𝑇𝑜𝑓𝑓 =0.006127S and from simulation below values were obtained 
   𝐼𝐿𝑝𝑘  = 38 𝑎𝑚𝑝𝑒𝑟𝑒𝑠, 𝐼𝐿(𝑟.𝑚.𝑠)  = 26.87𝐴, 𝑉𝑓 = 0.08𝑉,  𝐼𝐷𝑂𝑁 = 𝐼𝐷𝑆(𝑟.𝑚.𝑠)  = 0.001087, 𝑟𝐿 =
0.01 𝛺,𝑓𝑠  = 52000𝐻𝑍,𝐼𝐷𝑂𝑁(𝑃𝐾) = 𝐼𝐷𝑆(𝑃𝐾) = 𝐼𝐿𝑟 = 114 𝐴 







From (4.54) and  (4.54),𝑃𝑜𝑛 is obtained 
𝐸𝑜𝑛 = 𝐼𝐷 𝑜𝑛 𝑉𝐷𝑆 𝑇𝑜𝑓𝑓  
1
2
                                                                                                      
𝑃𝑜𝑛  = 𝐸𝑜𝑛 𝑓𝑠       














(𝐼𝐷𝑟.𝑚.𝑠)(A) Serial number of 
component 
18 12.7279 161.999 15 10.608 1 
36 25.4558 647.997 34 24.045 2 
8 5.6569 32.000 11 7.779 3 
14 9.9009 98.027 11 7.779 4 
10 7.0721 50.014 11 7.779 5 
  ∑ = 990.037  ∑ = 57.99  
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From(4.58)  the 𝑃𝑐𝑜𝑛𝑑. is obtained. 
𝑃𝑐𝑜𝑛𝑑. = 𝐼
2
𝐷𝑅𝑀𝑆 𝑅𝐷𝑆𝑂𝑁             
  𝑃𝑐𝑜𝑛𝑑. = 0. 001087
2 × 0.8771 = 1.0363541 × 10−6𝑊                   
From (4.59) 
𝑃𝑇𝑆𝑊  = 𝑃𝑜𝑛  + 𝑃𝑐𝑜𝑛𝑑. = 17.31 𝑤𝑎𝑡𝑡𝑠 + 1.0363541 × 10
−6 𝑤𝑎𝑡𝑡𝑠 = 17.31000𝑊               
From (4.50)                                                                                           
 𝑃𝑑𝑖𝑜𝑑𝑒 = (∑ 𝐼𝐷ℎ(𝑟𝑚𝑠) 𝑉𝐹
5
ℎ=1
) + 𝐼𝐷𝑠(𝑟𝑚𝑠) 𝑉𝐹           
  𝑃𝑑𝑖𝑜𝑑𝑒 = 57.99 × 0.08 + 0.001087 × 0.08 = 4.6392 𝑊𝑎𝑡𝑡𝑠                   
From(4.51)power loss across each capacitor is obtained. 
𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 = 𝐼
2
𝐶(𝑟𝑚𝑠)  𝑟𝐶(𝐸𝑆𝑅) = 990.037 × 0.02 = 19.80074 𝑊𝑎𝑡𝑡𝑠            
From (4.52)          
𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟  = 𝐼
2
𝐿(𝑟𝑚𝑠) 𝑟𝐿    ,where 𝑟𝐿 = 0.01𝛺             
     𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟 = 26.87
2 × 0.01 = 7.219969𝑊𝑎𝑡𝑡𝑠                 









𝑃𝑜𝑢𝑡 +(𝑃𝑇𝑆𝑊 +𝑃𝑑𝑖𝑜𝑑𝑒 +𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 +𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟)
                                         
𝜂 =
𝑃𝑜𝑢𝑡
𝑃𝑜𝑢𝑡 +(𝑃𝑇𝑆𝑊 +𝑃𝑑𝑖𝑜𝑑𝑒 +𝑃𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 +𝑃𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟)
                                                                  







= 89.09 𝑝𝑒𝑟𝑐𝑒𝑛𝑡                                                                                                         
                                                                                             
